Regviz

NXP Semiconductors /LPC800 /SYSCON /PDSLEEPCFG

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as PDSLEEPCFG

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/NXP Semiconductors/LPC800/SYSCON/PDSLEEPCFG#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (POWERED)BOD_PD 0 (POWERED)WDTOSC_PD 0RESERVED

WDTOSC_PD=POWERED, BOD_PD=POWERED

Description

Power-down states in deep-sleep mode

Fields

BOD_PD

BOD power-down control for Deep-sleep and Power-down mode

0 (POWERED): Powered

1 (POWERED_DOWN): Powered down
WDTOSC_PD

Watchdog oscillator power-down control for Deep-sleep and Power-down mode. Changing this bit to powered-down has no effect when the LOCK bit in the WWDT MOD register is set. In this case, the watchdog oscillator is always running.

0 (POWERED): Powered

1 (POWERED_DOWN): Powered down
RESERVED

Reserved
RESERVED

Reserved

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data